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Abstract: This paper presents new CMOS current-mode ladder Chebyshev and elliptic band-pass filters (BPFs). The
signal flow graph and the network transformation methods are used to synthesize the proposed BPFs by using Chebyshev
and elliptic RLC low-pass prototypes. CMOS-based lossy and lossless integrators with grounded capacitors are used to
synthesize the proposed BPFs. The proposed filters can be electronically tuned between 10 kHz and 100 MHz by adjusting
the bias current from 0.02 µ A to 200 µ A. Both filters use a 1.5 V DC power supply, which leads to low dynamic power
consumption. Both filters enjoy total harmonic distortion of less than 1.5% along the range of the tuning bias currents.
Simulation results are included to illustrate the functionality of the proposed filters.
Key words: Current mode, ladder filters, Chebyshev, elliptic, band-pass filter, CMOS

1. Introduction
In the analog signal processing area, one of the important building blocks is the continuous time filter. Several
types of filters are realized for obtaining particular characteristics. Both passive and active filters are used in
telecommunication and electronic areas. Unfortunately, passive filters cannot provide tunability features and
are not suitable for integration. Recently, tunable active filters have received considerable attention and are
continuously developed not only to reduce the circuit die areas but also to improve their performances.
A first-order filter is a basic building block that can be implemented by the well-established operational amplifiers (OpAmps) and operational transconductance amplifiers (OTAs) [1,2]. Some of the first-order
functions were realized by diﬀerent active devices such as the second-generation current-conveyor (CCII) [3].
First-order filters find numerous applications in realizing control systems [4], oscillators [5], and second-order
universal filters [6,7]. However, the application of first-order filters is limited due to their frequency response
characteristic. To achieve a better performance, second-order filters can be used and several realizations are
available using OpAmps and OTAs; see, for example, [8,9] and the references cited therein. Alternated active
devices, OTRA [10] and CDTA [11], have also been introduced to realize the tunable active filter. Although
they can provide many types of frequency responses, they suﬀer from the need for a large number of active
elements and can therefore operate only at relatively low frequencies. In telecommunications, for example, high
performance filters operating at relatively high frequencies are needed and usually low-order filters (first-order
and second-order) cannot be used for achieving the required selective frequency responses. MOS-only multifunction second-order filters were introduced [12–14] using their gate-source intrinsic capacitors. Unfortunately,
∗ Correspondence:
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it seems that the parasitic elements aﬀect the filter performances and response of filters cannot be achieved
in electronic tunability. High-order filters are therefore needed as they can provide the superior performance
required for selecting the desired frequencies and rejecting the undesired ones.
Realizing high-order ladder filters using the RLC network is a well-known method; see, for example,
[15,16]. The simulated RLC network prototype using a generalized impedance converter (GIC) circuit is one of
the methods used for realizing high-order filters [15–17]. High-order LPF based on GIC has been introduced by
using OpAmps and an RC network [18]. The circuit uses many floating passive elements and cannot provide
electronic tuning and is, therefore, not suitable for integration. The signal flow graph (SFG) method was used to
simulate the RLC ladder filters [19,20] by using MOS switched capacitor integrators. Several active high-order
filters based on gm-C [21–24] and its improvements [25] were developed with diﬀerent structures. Operation
in current-mode, rather than voltage-mode as in the previously mentioned references, is a promising approach
for implementing high-performance and low-voltage circuits. An interesting CMOS-based current-mode highorder LPF for higher frequency applications was presented in [26]. The CCII with SFG method was also used
to develop a current-mode high-order LPF [27]. Multiple loop feedback using OTA-C is another method for
realizing a high-order LPF. It is suitable for synthesizing from high-order all-pole biquad functions [28,29].
However, no tunable current-mode high-order BPF has been introduced.
The major intention of this paper is, therefore, to present CMOS-based electronically tunable currentmode ladder Chebyshev and elliptic BPFs. The proposed filters are obtained using the SFG and transformed
RLC passive low-pass filters prototypes. The proposed current-mode ladder Chebyshev BPF uses 33 MOS
transistors and 6 grounded capacitors. The proposed current-mode ladder elliptic BPF uses 52 MOS transistors
and 7 ground capacitors. Both of the proposed filters enjoy many advantages, including relatively low number
of active and passive components, low power consumption, low voltage supply, relatively very high frequency
operation, and a wide range of electronic tuning of the filter parameters.

2. Theory and principle of operation
2.1. CMOS-based lossy and lossless integrator
Figure 1 illustrates the block diagram of the inverting lossy integrator with 2 equal outputs Y1 and Y2 , given
by the transfer function of Eq. (1).

Figure 1. Block diagram of dual-output lossy integrator.

Y1
Y2
A
=
=−
X
X
s+A

(1)

Using the block diagram in Figure 1, a lossless integrator can be realized by adding an inverting gain to the
output Y1 and then feeding it back to input as shown in Figure 2. Hence, the output transfer functions of the
obtained positive and negative lossless integrator functions as Z 1 and Z 2 can be expressed as follows.
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Figure 2. Block diagram of the lossless dual-output integrator.

Z1
A
=
X
s

(2)

A
Z2
=−
X
s

(3)

The CMOS-based lossy integrator with positive and negative outputs (IO1 and IO2 ) can be implemented as
shown in Figure 3 and its small signal model is shown in Figure 4. Assuming that transconductances of the
transistors ( gmi ) are matched (gmi = gm ), the transfer function can be expressed as follows.

Figure 3. CMOS-based lossy integrator with positive and negative outputs.

Figure 4. Small signal model of Figure 3 and its simplified block diagram.

IO1
gm
=−
IIN
sC1 + gm

(4)

gm
IO2
=
IIN
sC1 + gm

(5)

Using Figure 2, the CMOS-based lossless integrator can be implemented as shown in Figure 5. By cascading
the lossy integrator formed of M 1 and M 2 with inverting gain stage M 4 and M 5 and feeding back its output
to the input, two outputs, IY and IZ , can be obtained from M 2 and M 6 , respectively. Considering the small
signal model of the lossless integrator of Figure 6, assuming that transconductances of the transistors (gmi ) are
matched ( gmi = gm ) , the transfer functions of the lossless integrator can be expressed as follows.
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Figure 5. CMOS-based lossless integrator with positive and negative outputs.

Figure 6. Small signal model of Figure 5 and its simplified block diagram.

IY
gm
=−
IX
sC1

(6)

IZ
gm
=
IX
sC1

(7)

In Eqs. (4)–(7) the transconductance gm can be expressed as
√
gm =

2µCOX

W
IB ,
L

(8)

where µ , Cox ,W , and L are surface mobility, channel oxide capacitance, channel width, and channel length of
the MOS transistor. From Eq. (8), it is clear that the transconductance can be tuned through bias current IB .
2.2. Design of RLC passive ladder band-pass filters using low-pass filter prototypes
2.2.1. Chebyshev band-pass ladder filter
The sixth-order Chebyshev band-pass ladder filter prototype can be realized by using the transformation of the
doubly terminated RLC passive Chebyshev ladder LPF prototype in Figure 7 and the network transformation
in the Table. Figure 8 shows the resulting Chebyshev RLC sixth-order BPF ladder prototype.

Figure 7. Doubly terminated Chebyshev RLC passive ladder low-pass filter prototype.
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Figure 8. Transformed Chebyshev RLC passive ladder BPF prototype.
Table. RLC network transform.
LP prototype

Transformed BP

L LP

L LP

C LP

1
C LP

1
L LP

2
r

2
r

C LP
R LP

R LP

Considering Figure 8 and using KCL yields the following.
V1 =

I1
sC1

V2 = V1 − V3 −

V3 =

I1 = IIN −

(9)

I2
sC2

I3
sC3

V1
V1
−
− I2
RS
sL1

I2 =

I3 = I2 −

V2
sL2
V3
V3
−
sL3
RL

(10)

(11)

(12)

(13)

(14)

Eqs. (9)–(14) can be represented by the SFG shown in Figure 9. Normalizing voltage terms into current terms
by using transconductance ( gm ) and replacing the lossless integrators with negative feedbacks at the beginning
and the end of the prototype by lossy integrators, the resulting SFG is shown in Figure 10. Based on the SFG
of Figure 10, the BPF can be implemented by using lossy and lossless integrators, which is described in the
next section.
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Figure 9. SFG of sixth-order Chebyshev RLC passive ladder BPF prototypes.

Figure 10. Normalized SFG of Figure 9.

2.2.2. Elliptic band-pass ladder filter
A sixth-order elliptic band-pass ladder filter prototype can also be realized based on the transformation of the
doubly terminated RLC passive ladder elliptic low-pass filter prototype shown in Figure 11 by using the network
transformation in the Table. Figure 12 shows the elliptic RLC band-pass ladder filter prototype based on the
network transformation method in the Table.

Figure 11. Doubly terminated elliptic RLC passive ladder LPF prototype.

Figure 12. Transformed elliptic RLC passive ladder BPF
prototype.

Considering Figure 12 and using KCL yields the following.
I1 = IIN − I2 − I4 − I5 − V1 /sL1 − V1 /RS
I2 =

V2
sL2

I3 = I2 + I4 + I5 −

(15)
(16)

V3
V3
−
sL3
RL

(17)
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V4
sL4

(18)

IIN − I2 − I4 − V1 /sL1 − V1 /RS
C4
+ V3
s (C1 + C4 )
C1 + C4

(19)

I4 =
V1 =

V2 = V1 − V3 −
V3 =

I2
sC2

C4
I2 + I4 − V3 /sL3 − V3 /RL
+ V1
s (C3 + C4 )
C3 + C4
V4 = V1 − V3 = V2 +

I2
sC2

(20)
(21)
(22)

From Eqs. (19) and (21), a modified RLC prototype can be obtained by replacing capacitor C4 with two new
capacitors ( C1 +C4 and C3 + C4 ) connected with dependent voltage sources. The resulting modified elliptic
RLC passive ladder BPF prototype is shown in Figure 13.

Figure 13. Modified elliptic RLC passive ladder BPF prototype.

A SFG can be drawn from Eqs. (15)–(22) as shown in Figure 14. Normalizing voltage terms into current
terms by using transconductance (gm ), replacing the variables RS and RL by 1/gm , and replacing the lossless
integrators with negative feedbacks at the beginning and the end of the prototype by lossy integrators, the
resulting SFG is shown in Figure 15.

Figure 14. SFG of elliptic RLC passive ladder BPF prototype.
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Figure 15. Normalized SFG in Figure 14.

3. Realization of CMOS-based ladder BPF
From the normalized SFG of Figure 10, a sixth-order current-mode Chebyshev ladder BPF can be easily realized
using the lossy and lossless integrator block diagrams of Figures 4 and 6 and replacing inductors Li by capacitors
Ci′ as shown in Figure 16. Using Figure 16, the CMOS-based implementation of the Chebyshev ladder bandpass
filter can be obtained and is shown in Figure 17.

Figure 16. Sixth-order Chebyshev ladder BPF.

C 2′

C1′

C3′
IO

Figure 17. Proposed CMOS-based sixth-order Chebyshev ladder BPF.
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In the SFG of Figure 15, there are feedback loops between two nodes (I1′ and I3′ ) with current gains ( k).
Following the same procedure described for the Chebyshev ladder BPF, the sixth-order current-mode elliptic
ladder BPF can be realized as shown in Figure 18.

Figure 18. Sixth-order elliptic ladder BPF.

The proposed elliptic sixth-order ladder BPF contains 2 lossy integrators, 5 lossless integrators, and 2
multiple output gain stages. The positive and negative current buﬀers and current gain (k) can be realized as
shown in Figure 19.

I IN

IO3

IO 4

I O1

IO 2

I gain

Figure 19. Multiple outputs current amplifier/buﬀer.

In Figure 19 all the MOS transistors have the same transconductance except transistors Mi and M8
(i = 1,2,. . . ,7) having transconductances equal to gm1 and gm2 , respectively. Thus, the current gain can be
expressed as follows.
gm2
k=
(23)
gm1
Figure 20 shows an implementation of the CMOS-based sixth-order current-mode elliptic ladder BPF using the
lossy and lossless integrators of Figures 3 and 5. Note that the highlighted blocks are the current gains (k),
which are actually less than 1 according to Eq. (23).
4. Nonideal analysis
This section describes the influences of the NMOS transistors’ parasitic components. Lossy and lossless
integrators are the main building blocks of the proposed circuits. The performance of these building blocks
may deviate from the ideal analysis while operating at relatively high frequencies. This is usually attributed
to the eﬀect of the transistors’ parasitic components. Nonideal analysis of the integrators including the eﬀect
1124
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Figure 20. Proposed CMOS-based sixth-order current-mode elliptic ladder BPF.
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of the transistors’ parasitic components can be performed by using the simplified small signal model of NMOS
transistors shown in Figure 21.
g

ids

Cgd

d

D
G

g m vgs

Cgs
S

rds

s

Figure 21. Simple small signal model of MOS transistor.

In the small signal model shown in Figure 21, the input parasitic capacitances (Cgs and Cgd ) , the
resistance ( rds ), and the transconductance ( gm ) are incorporated. The eﬀects of the transistor parasitic
components on the performance of the proposed BPFs are described in the following subsections.
4.1. Parasitic capacitance (C gd and C gs )
This section will consider the eﬀect of the parasitic capacitances (Cgd and Cgs ) , which is important for
determining the performance of a circuit, particularly at high frequencies.
4.1.1. Lossy integrators
Using the small signal model of the MOS transistor of Figure 21, considering only the parasitic gate-drain
capacitance ( Cgd ) , and assuming that the transconductances of the MOS transistors are identical, the transfer
functions of the lossy integrator of Figure 3 can be approximated by Eqs. (24) and (25), respectively.
IO1
−gm
=
IIN
gm + s(Cgd2 + C1 )

(24)

IO2
gm
=
IIN
gm + s (3Cgd2 + Cgd4 + C1 )

(25)

Similarly, considering only the parasitic gate-source capacitance (Cgs ) , and assuming that the transconductances
of MOS transistors are identical, the transfer functions of the lossy integrator of Figure 3 can be approximated
by Eqs. (26) and (27), respectively.
IO1
−gm
=
IIN
gm + s(Cgs1 + Cgs2 + C1 )

(26)

gm
IO2
=
IIN
gm + s (Cgs3 + Cgs4 + Cgs1 + Cgs2 + C1 )

(27)

Eqs. (24)–(27) show the eﬀect of the parasitic capacitances on the lossy integrator performance. In saturation
operation, the parasitic gate-drain capacitance (Cgd ) and gate-source capacitance (Cgs ) will vary depending
on the bias current. Assuming that the parasitic capacitances Cgdi = Cgd , Cgsi = Cgs with Cgd = WL D Cox
and Cgs = W ((2/3)( L) + LD )) Cox , it can be seen that parasitic capacitances Cgd and Cgs produce a small
deviation in the frequency response of the lossy integrator. To prevent significant errors, capacitance C1 should
be selected so that
C1 >> 4 (Cgs + Cgd ) .
(28)
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4.1.2. Lossless integrators
Likewise, the eﬀect of the parasitic gate-drain and gate-source capacitance (Cgd and Cgs ) on the inverting and
noninverting lossless integrator of Figure 5 can be considered. Assuming that the transconductances of MOS
transistors are identical, the transfer functions of the lossless integrator aﬀected by the parasitic capacitances
Cgd and Cgs can be approximated by the following equations.
IY 1
−gm
=
IX
s (4Cgd3 + 4Cgd5 + Cgd2 + C1 )

(29)

gm
IZ1
=
IX
s (4Cgd2 + 4Cgd4 + Cgd5 + C1 )

(30)

−gm
IY 2
=
IX
s (Cgs1 + Cgs2 + Cgs3 + Cgs4 + Cgs5 + C1 )

(31)

gm
IZ2
=
IX
s (Cgs1 + Cgs2 + Cgs3 + Cgs4 + Cgs5 + C1 )

(32)

Eqs. (29)–(32) show the eﬀect of the parasitic capacitances (Cgd and Cgs ) on the lossless integrator performance. In the saturation region, the parasitic gate-drain and gate-source capacitances (Cgd and Cgs ) will vary
depending on the bias current. To prevent significant errors, capacitance C1 should be selected so that
C1 >> 9Cgd + 5Cgs .

(33)

From Eq. (33), it is clear that the errors can be minimized by selecting relatively large values for the capacitance
(C1 ) .
4.2. Parasitic conductance (g ds )
In Figure 21 the voltage-controlled current source, gm vgs , is the most important component of the model, with
the transistor current-voltage relationship given by
iDS =

µn Cox W
2
(vGS − VT ) (1 + λvDS ) .
2L

(34)

In Eq. (34) λ < 1 (V) −1 represents the channel-length modulation eﬀect. It produces the slope of the drain
current as a function of the drain-to-source voltage (vDS ). The channel conductance will be dependent upon
L through λ, which is inversely proportional to L (λ ∝ 1/L) . The small-signal channel conductance gds can
be expressed as
gds =

λiDS
∂iDS
=
≈ λiDS .
∂vDS
1 + λvDS

(35)

4.2.1. Lossy integrator
Using the small signal model of Figure 21 for the MOS transistor, considering only the eﬀect of the parasitic
conductance, and assuming that the transconductances of the MOS transistors are identical, the transfer
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functions of the lossy integrator of Figure 3 can be rewritten as follows.
−gm
IO1
=
IIN
gm + gds1 + sC1

(36)

2

(gm )
IO2
=
2
IIN
(gm ) + gm (gds1 + gds2 + gds3 ) + sC1 (gm + gds2 + gds3 )

(37)

Assuming that gdsi = gds for all the transistors and since the parasitic conductance gds << gm , then Eq. (37)
reduces to
IO2
gm
≈
.
(38)
IIN
gm + 3gds + sC1
Eq. (38) shows that in order to avoid significant errors in the transfer functions of the lossy integrators the
transconductance gm must satisfy the following condition.
gm >> 3gds

(39)

Inspection of Eqs. (11) and (39) shows that significant errors can be prevented if a large transistor width (W )
is used.
4.2.2. Lossless integrator
Likewise, taking only the eﬀect of the parasitic drain-source conductance (gds ) into consideration, the inverting
and noninverting lossless integrator transfer functions of Figure 5 can be rewritten as follows.
2

IY a
− (gm )
=
IX
gm (gds1 + gds3 + gds4 + gds5 ) + sC1 (gm + gds3 + gds4 )

(40)

2

IZa
(gm )
=
IX
gm (gds1 + gds2 + gds3 + gds4 ) + sC1 (gm + gds2 + gds3 )

(41)

Eqs. (40) and (41) show how the parasitic drain-to-source conductance (gds ) aﬀects the lossless integrator
transfer functions of Figure 5. Assuming that the transconductances of MOS transistors are identical, then Eqs.
(40) and (41) reduce to the following.
IY a
−gm
≈
=
IX
4gds + sC1
IZa
gm
≈
=
IX
4gds + sC1

(

(

−gm
4gds
gm
4gds

)

)

4gds /C1
s + 4gds /C1

(42)

4gds /C1
s + 4gds /C1

(43)

From Eqs. (42) and (43), it can be seen that both outputs of the lossless integrator are aﬀected by the parasitic
conductance (gds ) as a parasitic pole at very low frequency (ωL = 4gds /C1 ) will appear in the transfer functions.
However, these eﬀects will be significant at very low frequency where the operating frequency is much larger
than the frequency of the parasitic pole. Thus, the resulting parasitic poles will provide the lower frequency
limitation of the lossless integrator and maximum gain at low frequency will be given by (|k| = gm /4gds ) .
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5. Simulation results
In this section PSpice simulation results obtained from the integrators, the Chebyshev BPF, and the elliptic
BPF are presented. All simulations were carried out using model TSMC 0.25 µ m CMOS technology [30] and
a 1.5 V DC power supply.
The frequency responses of CMOS-based lossy integrator in Figure 3 and lossless integrator in Figure 5
are shown in Figures 22 and 23. Following the results of the nonideal analysis, the capacitor C1 = 10 pF is
selected to prevent the eﬀect of parasitic capacitances, and the aspect ratios of the MOS transistors of Figures
3 and 5 of W / L = 70 µ m/0.5 µ m were selected to prevent the errors of all integrators. Figures 22 and 23
clearly show that the frequency responses can be tuned roughly between 10 kHz and 100 MHz by adjusting the
bias current IB [0.02, 0.2, 2, 20, 200] µ A.

Figure 22. Variation of the magnitude responses of the lossy integrator in Figure 3 by adjusting the bias current ( IB ) .

The proposed sixth-order Chebyshev ladder BPF RLC prototype obtained was simulated using C1 =
C2 = C3 = 20nF , L1 = L2 = L3 = 20nH , RS = RL =1 Ω , 1.5 V DC power supply, W/L = 70 µ m/0.5 µ m,
bias current IB = 20 µ A, and C1 = C2 = C3 = C1′ = C2′ = C3′ = 10 pF . The results obtained are shown
in Figure 24. Inspection of Figure 24 clearly shows that the magnitude responses are almost the same, but in
the pass-band the ripples are slightly diﬀerent with error around 0.8 dB. The electronically tunable frequency
responses of the proposed BPF were obtained by adjusting the bias current IB [0.02, 0.2, 2, 20, 200] µ A. Figure
25 shows the tunability feature of frequency responses between 10 kHz and 100 MHz. The input impedance in
the pass-band at bias current IB = 200 µ A is around 200 Ω , as shown in Figure 26.
The simulation results of the proposed sixth-order elliptic ladder BPF RLC prototype were obtained
using C1 = C2 = C3 = 25 nF, C4 = 2.5 nF, L1 = L2 = L3 = 25 nH, L4 = 250 nH, RS = RL = 1 Ω, 1.5 V
DC supply, and W/L = 70 µ m/0.5 µ m for all transistors, except the transistors at outputs, which are set with
W/L = 5 µ m/0.5 µ m to provide k = 0.1 IB . The values of capacitors are set as C1 + C4 = 12 pF, C3 +
C4 = 12 pF,C2 = 15 pF C1′ = 10 pF, C4′ = 100 pF, C3′ = 10 pF, and C2′ = 15 pF and bias current IB = 20
µ A. Magnitude responses of the proposed filter and its prototype are shown in Figure 27. It can be seen that
the magnitude response of the proposed filter has a small error in the left-hand side of the stop-band and its
pass-band ripples are around 2 dB more than its prototype.
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Figure 23. Variation of the magnitude responses of the lossless integrator of Figure 5 by adjusting the bias current
( IB ) .
-0

Gain (dB)

-25

-50

-75

-100
10KHz

100KHz

1.0MHz
Frequency

10KHz

100KHz

1.0GHz

Figure 24. Magnitude responses of the proposed Chebyshev BPF ( IB = 20 µ A) and its RLC prototype.

Figure 25. Electronic tunability of the proposed Chebyshev BPF by adjusting IB [0.02, 0.2, 2, 20, 200] µ A.
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Figure 26. Input impedance of sixth-order Chebyshev BPF ( IB = 200 µ A).

Figure 27. Magnitude responses of the proposed elliptic BPF ( IB = 20 µ A) and its prototype.

Figure 28 shows the tunability feature of magnitude responses of the proposed elliptic high-order ladder
BPF obtained by adjusting IB [0.02, 0.2, 2, 20, 200] µ A. Inspection of Figure 28 shows that the frequency
response of the proposed filter can be tuned in the range of 10 kHz to 100 MHz. The input impedance in the
pass-band at bias current IB = 200 µ A is around 300 Ω , as shown in Figure 29.
The performance of the proposed Chebyshev and elliptic types of BPF performance can be verified by
using Monte Carlo analysis as shown in Figures 30 and 31, respectively. The 5% deviation in the oxide thickness
(tox ) of the process is assumed and 100 samples are run to verify the center frequency deviation of the proposed
two types of BPF. For the 200 µA bias current, it can be seen that both of the proposed BPFs have small
deviation around 100 kHz.
Furthermore, a multitone test is also used to confirm the proposed BPFs’ performance at bias current
= 200 µ A. First multitones of frequencies [10–210] MHz are applied at the input of the proposed Chebyshev
BPF (20–80 MHz pass band). It can be seen that only dominant tones 30–70 MHz and a small 90 MHz tone
are obtained at the output, as shown in Figure 32. Secondly, multitone frequencies [10–210] MHz are applied at
the input of the proposed elliptic BPF (30–70 MHz pass band). It can be seen that only dominant tones 30–70
1131
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Zin ( )

Figure 28. Electronic tunability of the proposed elliptic BPF by adjusting IB [0.02, 0.2, 2, 20, 200] µ A.

Figure 29. Input impedance of proposed elliptic BPF ( IB = 200 µ A).

Figure 30. Monte Carlo simulation of the proposed Chebyshev BPF ( IB = 200 µ A).
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Figure 31. Monte Carlo simulation of the proposed elliptic BPF ( IB = 200 µ A).
Multitone inputs

Figure 32. Multitone test of proposed Chebyshev BPF ( IB = 200 µ A).
Multitone inputs

Figure 33. Multitone test of proposed elliptic BPF ( IB = 200 µ A).
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MHz and a very small 90 MHz tone are obtained at the output as shown in Figure 33. These results confirm
the functionality of the proposed filters.
Finally, the total harmonic distortion (THD) in the pass-band of the proposed two types of BPFs was
measured at bias current = 200 µ A. A 50 MHz input signal with variable amplitude is applied to the proposed
Chebyshev and elliptic BPFs and the THDs of the outputs are measured; the results are shown in Figures 34
and 35. From Figures 34 and 35 it is obvious that the THDs of both types are below 1.5% within 50 µ A p−p of
amplitude input.
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Figure 34. THD at 50 MHz of proposed Chebyshev BPF

Figure 35. THD at 50 MHz of proposed elliptic BPF

( IB = 200 µ A).

( IB = 200 µ A).

6. Conclusion
In this paper electronically tunable current-mode Chebyshev and elliptic ladder BPFs have been presented. Both
filters are realized using network transformation of RLC ladder low-pass filter prototypes and the SFG method.
Both filters are realized at the transistor level using MOSFETs. This would be attractive for integration. The
proposed Chebyshev ladder BPF comprises 2 lossy integrators, 4 lossless integrators, and 6 grounded capacitors.
Its frequency response can be tuned between 10 kHz and 100 MHz by adjusting the bias current from 0.02 µ A
to 200 µ A. The proposed elliptic ladder BPF comprises 2 lossy integrators, 5 lossless integrators, and 2 multiple
outputs current with diﬀerent aspect ratio of MOS transistors. The frequency response can be tuned between
10 kHz and 100 MHz by adjusting the bias current from 0.2 µ A to 200 µ A. The proposed Chebyshev and
elliptic BPFs use a 1.5 V DC power supply with dynamic power consumption between 1.34 µ W and 13.4 mW
and between 2.18 µ W and 21.8 mW, respectively, along the tuning of bias currents between 0.02 µ A and 200
µ A. THDs less than 1.5% at high frequencies are obtained within 50 µ A p−p of input range.
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[6] Kaçar F, Yeşil A, Gürkan K. Design and experiment of VDCC-based voltage mode universal filter. Indian J Pure
Appl Phys 2015; 53: 341-349.
[7] Ozoguz S, Toker A, Cicekoglu O. First-order allpass sections-based current-mode universal filter using ICCIIs.
Electron Lett 2000; 36: 1443-1444.
[8] Ahmad SN, Khan MR, Moinuddin. Operational transconductance amplifier based voltage-mode universal filter.
Indian J Pure Appl Phys 2005; 43: 714-719.
[9] Kumngern M, Suwanjan P, Dejhan K. Electronically tunable voltage-mode universal filter with single-input fiveoutput using simple OTAs. Int J Electron 2013; 100: 1118-1133.
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